Dec. 3, 2024 – Beaverton, Ore. – The CXL Consortium, an industry standard body focused on coherent connectivity, announces the release of its Compute Express Link (CXL) 3.2 Specification. The 3.2 Specification optimizes CXL Memory Device monitoring and management, enhances functionality of CXL Memory Devices for OS and Applications, and extends security with the Trusted […]

The post CXL Consortium Releases 3.2 Specification appeared first on High-Performance Computing News Analysis | insideHPC.

We’ve heard so much about the CXL interconnect – including the recent announcement of CXL v3.0 – and components that are CXL-ready, that it may come as a surprise that CXL v1.1 “hosts” are only just now shipping. It’s a technology that could play a central role in the ever-more heterogenous, more memory-intensive systems of the future. And now, after several years of experimentation and various interconnect consortia, CXL is emerging as the standard for advanced functionality for fabric technologies. Along with CXL we also discuss some of the details of the CHIPS and Science Act....

The post @HPCpodcast: CXL News, the CHIPS Act, Chips and Nm and Chip ‘Sprawl’ appeared first on High-Performance Computing News Analysis | insideHPC.

Researchers at Pacific Northwest National Laboratory (PNNL) and Micron are are developing an advanced memory system to support AI for scientific computing. The work is designed to address AI’s insatiable demand for live data — to push the boundaries of memory-bound AI applications — by connecting memory across processors in a technology strategy utilizing the […]

The post PNNL and Micron Partner to Push Memory Boundaries for HPC and AI appeared first on High-Performance Computing News Analysis | insideHPC.

The post CXL Consortium at SC21: 1st Public Demo of Compute Express Link appeared first on High-Performance Computing News Analysis | insideHPC.

The move to heterogenous computing will require shifting some ... interconnects to a more performant industry standard interface enabling new capabilities like memory tiers, pooled memory, and even the convergence of memory and storage. And to unshackle architectural innovation and choice, we need an open standard with broad industry acceptance. Enter the Compute Express Link (CXL). CXL is an open interface that standardizes a high-performance interconnect for data-centric platforms – it provides the ability to connect CPUs to XPUs, storage, memory and networking, enabling increased degrees of freedom for platform architecture via the ability to build more optimized infrastructures.

The post Tear Down These Walls: How CXL Could Reinvent the Data Center appeared first on High-Performance Computing News Analysis | insideHPC.

The post CXL Consortium Releases Compute Express Link 2.0 Spec appeared first on High-Performance Computing News Analysis | insideHPC.