SUNNYVALE, Calif., Feb. 13, 2025 — Synopsys, Inc. (Nasdaq: SNPS) today announced the expansion of its hardware-assisted verification (HAV) portfolio with new HAPS prototyping and ZeBu emulation systems using AMD Versal Premium VP1902 adaptive SoC. Synopsys said the next generation HAPS-200 prototyping and ZeBu-200 emulation systems deliver improved runtime performance, better compile time and improved debug productivity. They are […]

The post Synopsys Expands Hardware-Assisted Verification Portfolio for Semiconductor Design appeared first on High-Performance Computing News Analysis | insideHPC.

TOKYO, SEMICON Japan, Dec. 10, 2024—Rapidus Corporation, a manufacturer of advanced logic semiconductors, today announced a collaboration with Cadence Design Systems, Inc. to provide co-optimized AI-driven reference design flows and a broad IP portfolio. The new collaboration will support the Rapidus 2nm gate-all-around (GAA) process and leverage the design and manufacturing benefits from its backside power delivery […]

The post Rapidus Collaborates with Cadence on 2nm Semiconductor Solutions for HPC-AI appeared first on High-Performance Computing News Analysis | insideHPC.

TOKYO, SEMICON Japan, Dec. 10, 2024 – Rapidus Corporation, a manufacturer of advanced logic semiconductors, today announced that it has signed an agreement with Synopsys Inc., a provider of silicon to systems design solutions, intended to enable a solution that will shorten design cycle time, using a new approach to natively model process sensitivity and variation in the design steps. […]

The post Rapidus Collaborates with Synopsys on Semiconductor Design appeared first on High-Performance Computing News Analysis | insideHPC.

The post AMD to Use AMD EPYC-Powered Google Cloud’s C2D VM Instance for EDA appeared first on High-Performance Computing News Analysis | insideHPC.

[SPONSORED POST] Workload management plays a crucial role in helping design teams share limited resources, boost simulation throughput, and maximize productivity. In this white paper, "Six Smarter Scheduling Techniques For Optimizing EDA Productivity," Altair discusses six valuable techniques to help improve design center productivity. By adopting these techniques and products in the Altair® Accelerator™ portfolio, organizations can realize higher levels of efficiency and performance and dramatically improve productivity with smarter workload scheduling.

The post Six Smarter Scheduling Techniques For Optimizing EDA Productivity appeared first on High-Performance Computing News Analysis | insideHPC.

Workload management plays a crucial role in helping design teams share limited resources, boost simulation throughput, and maximize productivity. In this paper, Altair discusses six valuable techniques to help improve design center productivity. By adopting these techniques and products in the Altair® Accelerator™ portfolio, organizations can realize higher levels of efficiency and performance and dramatically improve productivity with smarter workload scheduling.

The post Six Smarter Scheduling Techniques For Optimizing EDA Productivity appeared first on High-Performance Computing News Analysis | insideHPC.

Given the right task, AI-driven machines can be empowered with supercharged IQs that make the smartest humans look dumb, or at least inefficient.  As we watch advances made in task automation, we see it burgeoning into fields previously (last week) thought unimaginable. Two recent reports underline the trend. In one, Carnegie Mellon University is teaming […]

The post On the Front Lines of AI Automation: Life Sciences and Chip Design appeared first on High-Performance Computing News Analysis | insideHPC.